In this paper a programmable highly linear voltageto-current 
Introduction
Phase locked loops (PLL) have become a golden standard for numerous analog and RF applications where precise reference clock generation, data recovery and signal detection as well as many other applications are required [1] [2] [3] . PLLs are used to generate stable frequencies, modulate or demodulate signals, recover signals from noisy communication channels, or distribute clock timing pulses in digital logic designs such as microprocessors [1, 3] . Stability of synthesized frequency (low phase noise and jitter), power consumption and area are the main concerns and tradeoffs of PLL design [1, 2] . Additionally, modern trends of continuously increasing clock data rates while keeping area and power as low as possible make satisfying rigorous jitter specifications of many modern applications a difficult and complex problem. To develop a methodology for low noise PLL design it is important to study effect of each PLL component on its frequency stability. Voltage controlled oscillator susceptibility to noise plays a key role for low jitter PLL design [3] [4] [5] .
This paper makes focus on connection between voltage controlled oscillators (VCO) main characteristics and its output signal frequency. It is demonstrated that VCO gain has significant impact on jitter. Means for controlling and stabilizing VCO gain have been suggested. A tunable gain, wide swing, highly linear voltage to current bias generator circuit design is proposed.
VCO current biasing and its effect on jitter
Most of the contemporary integrated CMOS PLL topologies incorporate ring oscillator based VCO architectures for their simplicity, full compatibility with the technology and adequate noise characteristics [3] . Ring VCO is preferred over LC oscillators because of its low power consumption, small chip area and wide tunable frequency range [1] .
Differential ring oscillators are prevalent among these architectures owing to improved noise immunity. In such VCO structures output frequency is proportional to the ring oscillator bias current hence in order to achieve linear frequency dependence it is imperative to have respectively linear dependence of biasing current on VCO control voltage (Vc). Linear frequency dependence on control voltage is one of the foremost requirements imposed on VCO.
A simple way of achieving it is in using the circuit described in Figure 1 . Here operational amplifier forces voltage at Vrx node to be equal to Vc. The resistor Rbias is a diffusion or polysilicon resistor, which exhibits linear CV dependence. Current through Rbias is determined as follows:
It is mirrored to biasing circuitry and then to VCO "delay" stages. Proper design will guarantee this current to be highly linear depending on Vc. Another important parameter of any VCO is its gain, which is defined as:
Ideally K vco =const for all Vc voltages i.e. the dependence is linear, otherwise it should be calculated for Vc=Vcnt, where Vcnt is VCO central frequency. Taking into account (1), (2) it can be written:
As it is mentioned above VCO gain can significantly impact PLL characteristics. Thus, very low values will adversely affect lock time due to lowered sensitivity to loop filter voltage while unreasonably high values will make the sensitivity excessively high making the loop vulnerable to control signal disturbances. Result of the latter will be modulation of output frequency by loop filter output disturbances [3] . Modulation by Vc noise can seriously exacerbate synthesized clock phase noise (jitter) as well as cause PLL "loosing lock". For noisy control voltage the following expression takes place:
Where Vc is VCO input voltage, Vcdc is its DC (noise free) component and v σ (t) represents control voltage transient disturbances. For a ring VCO [1, 2] :
f σ (t) represents random change of frequency in time domain, i.e. jitter. In signal frequency spectrum it is expressed by spurious sideband peaks around carrier frequency. The latter proves that VCO with a smaller and constant K VCO gain is more desirable because of its lower susceptibility to noise.
Programmable bias generation
As a rule VCO gain value is determined during PLL design basing on a number of tradeoffs such as lock time, phase noise, power consumption e. 
Figure 2. Programmed gain biasing
Out of these considerations, a calibrated current bias generator is proposed. The current tuning is achieved with help of the programmed resistance block (PRB), Control signals can be used to compensate PVT effects, to avoid serious schematic changes when migrating design into new technologies and to enhance tunable frequency range of oscillators.
Operational amplifier choice
For correct VCO operation (out of start-up and noise considerations it is important that it oscillates for all input values. It is stringent that the circuit maintains its operation even at very low input voltages which will ensure VCO stable function and help avoid start-up issues and glitches in PLL loop as well as significantly improve lock time [1, 2] .
A rail to rail differential amplifier is used, Figure 3 . This structure is preferred over the classical differential amplifier for its wide input and output voltage swing and more stable operation across PVT corners. Using both PMOS and NMOS devices as input, ensures circuit operation for voltage values ranging from 0 to VDD (high voltage level). Single stage circuit does not impose special stability requirements as in case with multiple-stage operational amplifiers, where a compensation circuit would be necessary. The main drawback is the low gain (up to 30-40dB) compared to that of two-stage operational amplifiers. However in voltage to current conversion operation, described above, amplifier gain over 20dB is usually adequate (low gain causes static DC offset and does not affect current voltage dependence linearity). Biasing of the circuit is realized with a simple bias block shown in the Figure 2 . When Nbias transistor input is high the NFET sinks current which is mirrored over differential pair current source transistors.
Figure 3. Operational amplifier
The circuit can be put into power down mode when bias is driven low. This mode is used when PLL is deactivated, to avoid extra power consumption.
Programmed resistor block
In its simplest realization PRB can be build as a set of properly weighted parallel resistors. Each resistor has a MOS device in series, Figure 4 . In a simple example with 3 control bits, and equal resistors, the characteristic resistance can be set to R, R/2, R/3. VCO gain and frequency will change correspondingly.
The main drawback of this circuit is large area and need for using resistors. An alternative is in using a similar solution with resistors replaced by MOS devices. Nonlinear characteristic of the MOS device is the main impending factor here. In deep triode mode
Which means the CV characteristics can be approximated to linear dependence with some acceptable tolerance. The proposed solution is in using DG (thick oxide) FET devices instead of resistors. Biasing DG transistors with high voltages (e.g. 1.8V, 2.5V) in condition when drain-source voltage cannot exceed core voltage level (0.9V) will guarantee their operation in deep triode region achieving maximal linearity. In Figure 5 bias generator current-voltage dependence with DG MOSFET used instead of resistor is presented. It is not as linear as dependence with resistors used yet in majority of applications can be considered sufficient.
Figure 5. Bias current with DG MOS PRB
In circuits, where thick oxide devices are used alongside with core transistors (as a rule, this takes place in all classical PLL designs, since for low pass filters using thick oxide devices is a strict rule), this solution has significant advantages. Among these are: significantly improved layout area, no need for additional switches to introduce control bits, improved power consumption (leakage currents in thick oxide devices are significantly lower than in core devices). Taking into consideration the arguments presented above, an alternative solution to bias-generator circuits presented on Figure. 2 is proposed, see Figure. As tunable resistance block a set of binary weighted thick oxide transistors is used. Such a structure provides 7 calibrated resistance values and power down mode for 3 control bits. Examples of calibrated resistance values are shown in Table 1 , where "R" is the characteristic resistance of a single weighted transistor and k: device frequency gain. PD stands for "power down", i.e. circuit is deactivated. Thus, having only 3 thick oxide transistors provided the architecture with 7 frequency gain and power down options. In general case. To achieve higher calibration precision number of weighted transistors should be increased, in general case N transistors provide 2N -1 calibrated states. Since achieving high resistances with transistors does not require large sizes, unlike in case with resistors supported in CMOS technology it is possible to achieve significantly good calibration granularity, within comparatively small layout areas.
Simulations and results
The suggested current biasing technique was tested on a differential four-stage VCO. Simulations were performed for a 45nm CMOS process with the Hspice [6] analog simulator. Figure 7 . shows dependence of generated bias current on control voltage for different control combinations.
Figure 7. Generated bias current
Output frequency and c2c jitter results for a 3 bit gain controlled VCO are shown in Table 2 . Where f 0 is the VCO central frequency, Jc2c is the cycle to cycle jitter caused by VCO input fluctuations and P 0 is the consumed power. It can be seen that output jitter decreases with the VCO gain.
Conclusions
It has been shown that unwanted fluctuation of a ring oscillator based VCO control voltage result in output signal jitter increase. Level of susceptibility of VCO output to control voltage modulations highly depends on VCO frequency gain. High values of gain make the oscillator very vulnerable to noise. A system initially designed for adequate frequency gain may exhibit its growth due to process and temperature variations. In this paper a new VCO biasing technique is introduced which allows control VCO gain digitally in a wide range of values. Proposed solution uses only MOS devices and shows sufficient linearity of frequency dependence. Simulation results have shown significant decrease of jitter caused by control voltage noise.
